


**Figure 1**

2 / 51

**Figure 2**

3/51

**Figure 3**

**Figure 4**





Figure 5

6 / 51








Figure 7

**Figure 8**

**Figure 9**










Figure 10

**Figure 11A****Figure 11B****Figure 11C**



**Figure 13**

14 / 51

**Figure 14A****Figure 14B**






Figure 15

16 / 51

**Figure 16**

17 / 51

**Figure 17**




Figure 18





Figure 19

20/51

**Figure 20**





Figure 21

22 / 51

**Figure 22**






Figure 23



25/51

**Figure 25**




Figure 26




Figure 27




Figure 28




Figure 29






Figure 30

**Figure 31**

**Figure 32**

Key Control Table

3304 ID 3306 3308 3302

0	SPU Key	Key Mask
1	SPU Key	Key Mask
2	SPU Key	Key Mask
		⋮
7	SPU Key	Key Mask

Figure 33




Figure 34






Figure 35


36 / 51

**Figure 36**

37/51

**Figure 37**

38 / 51

**Figure 38**






Figure 39

40 / 51

**Figure 40A****Figure 40B**




Figure 41

42 / 51







Figure 42

43 / 51


**Figure 43**


44 / 51

**Figure 44**


**Figure 45**

46 / 51


**Figure 46**




48 / 51


**Figure 48**

49 / 51

**Figure 49**



51 / 51

**Figure 51**